Show simple item record

dc.contributor.authorSootkaneung, Warinen_US
dc.contributor.authorวรินทร์ สุดคะนึงen_US
dc.contributor.authorHowimanporn, Suppachaien_US
dc.contributor.authorศุภชัย หอวิมานพรen_US
dc.contributor.authorChookeaw,Sasithornen_US
dc.contributor.authorศศิธร ชูแก้วen_US
dc.date.accessioned2020-02-18T08:18:00Z
dc.date.available2020-02-18T08:18:00Z
dc.date.issued2020-02-18
dc.identifier.urihttp://repository.rmutp.ac.th/handle/123456789/3155
dc.descriptionรายงานวิจัย -- มหาวิทยาลัยเทคโนโลยีราชมงคลพระนคร, 2560en_US
dc.description.abstractIn FinFET-based VLSI designs, heat issues from increase of driving current with temperature and self-heating effect profoundly influence the circuit performance and reliability. This work evaluates the performance of FinFET-based combinational circuits considering BTI stress and thermal effect of supply voltage and frequency variations. The proposed simulation framework is applied to selected benchmark circuits implemented with the 14-nm tri-gate bulk FinFET technology. The experimental results reveal that as temperature increases, BTI aging delay increasingly worsens, yet it is overridden by performance gain from the increase in driving current. We also prove that BTI degradation is dependent on power supply and frequency through their thermal impacts. Further, we introduce a DVFS based power reduction approach that scales down the supply voltage of hot circuits to maintain the performance. The results show that power reduction yielded from the proposed technique is larger for all circuits working at higher ambient temperature (as large as 66% in some experimental circuits working at 20 oC above the baseline ambient temperature) with a slight decrease in BTI degradation.en_US
dc.description.sponsorshipRajamangala University of Technology Phra Nakhonen_US
dc.language.isothen_US
dc.subjectelectric poweren_US
dc.subjectกำลังไฟฟ้าen_US
dc.subjectbias temperature instability (BTI)en_US
dc.subjectการไร้เสถียรภาพจากไบอัสและอุณหภูมิ (บีทีไอ)en_US
dc.subjectpower reductionen_US
dc.subjectการลดกำลังไฟฟ้าen_US
dc.titleImpact of NBTI on digital integrated circuits in FinFET technologiesen_US
dc.title.alternativeผลกระทบจากเอ็นบีทีไอต่อสมรรถนะของวงจรรวมดิจิทัลที่สร้างด้วยเทคโนโลยีฟินเฟตen_US
dc.typeResearch Reporten_US
dc.contributor.emailauthorwarin.s@rmutp.ac.then_US
dc.contributor.emailauthorsuppachai.h@fte.kmutnb.ac.then_US
dc.contributor.emailauthorsasithorn.c@.kmutnb.ac.then_US
dc.contributor.emailauthorarit@rmutp.ac.then_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record